[1] W.C. Athas, L.J. Svensson, J.G. Kohler, N. Tzarzanis and E. Chou, "Low Power Digital System Based on Adiabatic Switching", IEEE, Journal of Very Large Scale Integrated Expressway System, Vol.2, No.4, pp.398-407.

[2]J. S. Denker, "Review of adiabatic logic calculation", IEEE symp, Low Power Electronics, 94-97, 1994.

[3] A.P. Chandrakasan, S. Sheng, R.W. Brodersen, Low Power CMOS Digital Design, IEEE Journal of Solid State Circuits, Vol. 27, Vol. 4, pp. 473-484, 1992.4.

[4]A. G. Dickinson and J. S. Denker, "Dynamic Adiabatic Logic", IEEE Journal of Solid State Circuits, Volume 30, 31-315, 1995.5.

[5] J.G. Kohler and W. C. Athas, "Adiabatic Switch, Low Energy Computing and Physical Information Storage and Erasure", IEEE Press, Pmc. , IEEE Press, 1992. 10.

[6] T. Gabarra, CMOS Pulse Power Supply, IEEE Symposium, Low Power Electronics, 98-99 pages, 1994. 10.

[7]B. Voss and M. Glesner, "Low Power Sinusoidal Clock", International Symposium on Circuits and Systems, pp.108-11,

200 1.5

[8] A. Kramer, J. S. Denker, S. C. Avery, A. G. Dickinson and T. R. Wik, Improved Positive Feedback Adiabatic Logic Series, "Adiabatic Calculation of 2n-2n2d Logic Family", IEEE Symp, Papers on Large Scale Digital Circuits, pp. 25-26, 650.

[9] A. Kramer, J. Denker, B. Flower and J. Moroney, Second-order Adiabatic Computing and 2n-2p and 2N-2N2P Logic Circuits, Low Power Design, Proceedings of the International Symposium, 19 1- 196.