The key is to study the low-pass filtering algorithm, transform the algorithm into architecture, and then describe it in Verilog language. After synthesis/constraint/layout, it can be downloaded to FPGA.

This is the way of thinking, you need to learn textbooks! I wish you an early design.